General Description

The LTC358H is a general purpose, low positive offset (+1.0 to +2.5 mV), high frequency response and micro-power dual operational amplifier. With an excellent bandwidth of 1MHz, a slew rate of 1V/µs, and a quiescent current of 95µA per amplifier at 5V, the LTC358H can be designed into a wide range of applications.

The LTC358H op-amp is designed to provide optimal performance in low voltage and low power systems. The input common-mode voltage range includes true ground, and with low positive input offset voltage of +1.0 to +2.5mV. This part provides rail-to-rail output swing into heavy loads. The LTC358H op-amp is specified for single or dual power supplies of 1.8V to 5.5V. All models are specified over the extended industrial temperature range of −40℃ to +125℃.

The LTC358H is available in both 8-lead SOIC and MSOP packages.

Features and Benefits

- General Purpose 1 MHz Amplifiers, Low Cost
- High Slew Rate: 1 V/µs
- Low Positive Offset Voltage: +1.0 to 2.5 mV
- Low Power: 95 µA per Amplifier Supply Current
- Settling Time to 0.1% with 2V Step: 1.2 µs
- Unit Gain Stable
- Rail-to-Rail Input and Output
  - Input Voltage Range: -0.1 to +5.1 V at 5V Supply
- Operating Power Supply: +1.8 V to +5.5 V
- Operating Temperature Range: −40 ℃ to +125 ℃
- ESD Rating: HBM – 5 kV, CDM – 2 kV
- Upgrade to LMV358 Op-amp

Applications

- Smoke/Gas/Environment Sensors
- Audio Outputs
- Battery and Power Supply Control
- Portable Equipments and Mobile Devices
- Active Filters
- Sensor Interfaces
- Battery-Powered Instrumentation
- Medical instrumentation

Pin Configurations (Top View)

LTC358H
SOIC-8L / MSOP8L



Pin Description

Symbol	Description
–IN	Inverting input of the amplifier. The voltage range can go from (V_{S-} – 0.1V) to (V_{S+} + 0.1V).
+IN	Non-inverting input of the amplifier. This pin has the same voltage range as –IN.
$+V_S$	Positive power supply. The voltage is from 1.8V to 5.5V. Split supplies are possible as long as the voltage between V_{S+} and V_{S-} is between 1.8V and 5.5V. A bypass capacitor of 0.1µF as close to the part as possible should be used between power supply pins or between supply pins and ground.
$-V_S$	Negative power supply. It is normally tied to ground. It can also be tied to a voltage other than ground as long as the voltage between V_{S+} and V_{S-} is from 1.8V to 5.5V. If it is not connected to ground, bypass it with a capacitor of 0.1µF as close to the part as possible.
OUT	Amplifier output.

Ordering Information

Type Number	Package Name	Package Quantity	Marking Code (1)
LTC358HXS8/R8	SOIC-8L	Tape and Reel, 4 000	358T
LTC358HXV8/R6	MSOP-8L	Tape and Reel, 3 000	358 T

(1) There may be multiple device markings, a varied marking character of "x", or additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

Limiting Value

In accordance with the Absolute Maximum Rating System (IEC 60134).

Parameter	Absolute Maximum Rating
Supply Voltage, V_{S+} to V_{S-}	10.0 V
Signal Input Terminals: Voltage, Current	V_{S-} – 0.3 V to V_{S+} + 0.3 V, ±10 mA
Output Short-Circuit	Continuous
Storage Temperature Range, T_{stg}	–65 ℃ to +150 ℃
Junction Temperature, T_J	150 ℃
Lead Temperature Range (Soldering 10 sec)	260 ℃

ESD Rating

Parameter	Item	Value	Unit
Electrostatic Discharge Voltage	Human body model (HBM), per MIL-STD-883J / Method 3015.9 (1)	±3 000	V
	Charged device model (CDM), per ESDA/JEDEC JS-002-2014 (2)	±2 000	
	Machine model (MM), per JESD22-A115C	±250	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible if necessary precautions are taken.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible if necessary precautions are taken.

Electrical Characteristics

V_S = 5.0V, T_A = +25°C, V_{CM} = V_S/2, V_O = V_S/2, and R_L = 10kΩ connected to V_S/2, unless otherwise noted.
Boldface limits apply over the specified temperature range, T_A = −40 to +125 °C.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
INPUT CHARACTERISTICS						
V_{OS}	Input offset voltage		+1.0	+1.6	+2.5	mV
V_{OS} TC	Offset voltage drift	over Temperature		**2**		µV/°C
I_B	Input bias current			1		pA
		T_A = +85 °C		150		
		T_A = +125 °C		500		
I_{OS}	Input offset current			5		pA
V_{CM}	Common-mode voltage range		V_{S-}−0.1		V_{S+}+0.1	V
CMRR	Common-mode rejection ratio	V_S = 5.5 V, V_{CM} = −0.1 to 5.6 V	80	96		dB
		V_{CM} = 0 to 5.3 V, T_A = −40 to +125 °C	**70**			
		V_S = 2.0 V, V_{CM} = −0.1 to 2.1 V	74	88		
		V_{CM} = 0 to 1.8 V, T_A = −40 to +125 °C	**65**			
A_{VOL}	Open-loop voltage gain	R_L = 10 kΩ, V_O = 0.05 to 3.5 V	90	105		dB
		T_A = −40 to +125 °C	**85**			
R_{IN}	Input resistance		100			GΩ
C_{IN}	Input capacitance	Differential		2.0		pF
		Common mode		3.5		
OUTPUT CHARACTERISTICS						
V_{OH}	High output voltage swing	R_L = 10 kΩ	V_{S+}−19	V_{S+}−11		mV
V_{OL}	Low output voltage swing	R_L = 10 kΩ		V_{S-}+8	V_{S-}+14	mV
Z_{OUT}	Closed-loop output impedance	f = 200kHz, G = +1		0.4		Ω
	Open-loop output impedance	f = 1MHz, I_O = 0		2.6		
I_{SC}	Short-circuit current	Source current through 10Ω		45		mA
		Sink current through 10Ω		55		
DYNAMIC PERFORMANCE						
GBW	Gain bandwidth product	f = 1kHz		1		MHz
Φ_M	Phase margin	C_L = 100pF		66		°
SR	Slew rate	G = +1, C_L = 100pF, V_O = 1.5V to 3.5V		1.0		V/µs
t_S	Settling time	To 0.1%, G = +1, 2V step		1.2		µs
		To 0.01%, G = +1, 2V step		1.5		
t_{OR}	Overload recovery time	V_{IN} * Gain > V_S		2		µs
THD+N	Total harmonic distortion + noise	f = 1kHz, G = +1, V_O = 3V_{PP}		0.002		%
NOISE PERFORMANCE						
V_n	Input voltage noise	f = 0.1 to 10 Hz		6		μV_{P-P}
e_n	Input voltage noise density	f = 1kHz		30		nV/√Hz

Electrical Characteristics (continued)

V_S = 5.0V, T_A = +25°C, V_{CM} = V_S/2, V_O = V_S/2, and R_L = 10kΩ connected to V_S/2, unless otherwise noted.
Boldface limits apply over the specified temperature range, T_A = −40 to +125 °C.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_n	Input current noise density	f = 10kHz		10		fA/√Hz
POWER SUPPLY						
V_S	Operating supply voltage		1.8		5.5	V
PSRR	Power supply rejection ratio	V_S = 2.0 to 5.5 V, V_{CM} < V_{S+} − 2V	80	106		dB
		T_A = −40 to +125 °C	**75**			
I_Q	Quiescent current (per amplifier)			95	135	µA
		T_A = −40 to +125 °C			**170**	
THERMAL CHARACTERISTICS						
T_A	Operating temperature range		-40		+125	°C
$θ_{JA}$	Package Thermal Resistance	SOIC-8L		125		°C/W
		MSOP-8L		216		

Typical Performance Characteristics

At T_A = +25°C, V_{CM} = V_S/2, and R_L = 10kΩ connected to V_S/2, unless otherwise noted.



Open-loop Gain and Phase as a function of Frequency.



Common-mode Rejection Ratio as a function of Frequency.



Power Supply Rejection Ratio as a function of Frequency.



Input Voltage Noise Spectral Density as a function of Frequency.



Quiescent Current as a function of Supply Voltage.



Quiescent Current as a function of Temperature.

Typical Performance Characteristics (continued)

At T_A = +25°C, V_{CM} = V_S/2, and R_L = 10kΩ connected to V_S/2, unless otherwise noted.



Large Signal Step Response.



Small Signal Step Response.



Short-circuit Current as a function of Supply Voltage.



Short-circuit Current as a function of Temperature.



Output Voltage Swing as a function of Output Current.



Channel Separation as a function of Frequency.

Application Notes

LOW INPUT BIAS CURRENT

The LTC358H device is a CMOS op-amp and features very low input bias current in pA range. The low input bias current allows the amplifiers to be used in applications with high resistance sources. Care must be taken to minimize PCB Surface Leakage. See below section on "PCB Surface Leakage" for more details.

PCB SURFACE LEAKAGE

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5pA of current to flow, which is greater than the LTC358H's input bias current at +25°C (±1fA, typical). It is recommended to use multi-layer PCB layout and route the op-amp's –IN and +IN signal under the PCB surface.

The effective way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 1 for Inverting Gain application.

1. For Non-Inverting Gain and Unity-Gain Buffer:
   a) Connect the non-inverting pin (+IN) to the input with a wire that does not touch the PCB surface.
   b) Connect the guard ring to the inverting input pin (–IN). This biases the guard ring to the Common Mode input voltage.
2. For Inverting Gain and Trans-impedance Gain Amplifiers (convert current to voltage, such as photo detectors):
   a) Connect the guard ring to the non-inverting input pin (+IN). This biases the guard ring to the same reference voltage as the op-amp (e.g., $V_S/2$ or ground).
   b) Connect the inverting pin (–IN) to the input with a wire that does not touch the PCB surface.



Figure 1. Use a guard ring around sensitive pins

GROUND SENSING AND RAIL TO RAIL

The input common-mode voltage range of the LTC358H op-amp extends 100mV beyond the supply rails. This is achieved with a complementary input stage—an N-channel input differential pair in parallel with a P-channel differential pair. For normal operation, inputs should be limited to this range. The absolute maximum input voltage is 500mV beyond the supplies. Inputs greater than the input common-mode range but less than the maximum input voltage, while not valid, will not cause any damage to the op-amp. Unlike some other op-amps, if input current is limited, the inputs may go beyond the supplies without phase inversion, as shown in Figure 2. Since the input common-mode range extends from (V_{S-} – 0.1V) to (V_{S+} + 0.1V), the LTC358H op-amp can easily perform 'true ground' sensing.

A topology of class AB output stage with common-source transistors is used to achieve rail-to-rail output. For light resistive loads (e.g. 100kΩ), the output voltage can typically swing to within 5mV from the supply rails. Different load conditions change the ability of the amplifier to swing close to the rails. For resistive loads up to 10-kΩ, the output swings typically to within 11-mV of the positive supply rail and within 8-mV of the negative supply rail.



Figure 2. No Phase Inversion with Inputs Greater Than the Power-Supply Voltage

The maximum output current is a function of total supply voltage. As the supply voltage to the amplifier increases, the output current capability also increases. Attention must be paid to keep the junction temperature of the IC below 150°C when the output is in continuous short-circuit. The output of the amplifier has reverse-biased ESD diodes connected to each supply. The output should not be forced more than 0.5V beyond either supply, otherwise current will flow through these diodes.

CAPACITIVE LOAD AND STABILITY

The LTC358H op-amp can directly drive 500pF in unity-gain without oscillation. The unity-gain follower (buffer) is the most sensitive configuration to capacitive loading. Direct capacitive loading reduces the phase margin of amplifiers and this results in ringing or even oscillation. Applications that require greater capacitive drive capability should use an isolation resistor between the output and the capacitive load like the circuit in Figure 3. The isolation resistor R_{ISO} and the load capacitor C_L form a zero to increase stability. The bigger the R_{ISO} resistor value, the more stable V_{OUT} will be. Note that this method results in a loss of gain accuracy because R_{ISO} forms a voltage divider with the R_L.



Figure 3. Indirectly Driving Heavy Capacitive Load

An improvement circuit is shown in Figure 4. It provides DC accuracy as well as AC stability. The R_F provides the DC accuracy by connecting the inverting signal with the output. The C_F and R_{ISO} serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop.

Application Notes (continued)



Figure 4. Indirectly Driving Heavy Capacitive Load with DC Accuracy

For no-buffer configuration, there are two others ways to increase the phase margin: (a) by increasing the amplifier's gain, or (b) by placing a capacitor in parallel with the feedback resistor to counteract the parasitic capacitance associated with inverting node.

POWER SUPPLY LAYOUT AND BYPASS

The LTC358H op-amp operates from either a single +1.8V to +5.5V supply or dual ±0.9V to ±2.75V supplies. For single-supply operation, bypass the power supply V_S with a ceramic capacitor (i.e. 0.01µF to 0.1µF) which should be placed close (within 2mm for good high frequency performance) to the V_S pin. For dual-supply operation, both the V_{S+} and the V_{S-} supplies should be bypassed to ground with separate 0.1µF ceramic capacitors. A bulk capacitor (i.e. 2.2µF or larger tantalum capacitor) within 100mm to provide large, slow currents and better performance. This bulk capacitor can be shared with other analog parts.

Good PC board layout techniques optimize performance by decreasing the amount of stray capacitance at the op-amp's inputs and output. To decrease stray capacitance, minimize trace lengths and widths by placing external components as close to the device as possible. Use surface-mount components whenever possible. For the op-amp, soldering the part to the board directly is strongly recommended. Try to keep the high frequency big current loop area small to minimize the EMI (electromagnetic interfacing).

GROUNDING

A ground plane layer is important for the LTC358H circuit design. The length of the current path speed currents in an inductive ground return will create an unwanted voltage noise. Broad ground plane areas will reduce the parasitic inductance.

INPUT-TO-OUTPUT COUPLING

To minimize capacitive coupling, the input and output signal traces should not be parallel. This helps reduce unwanted positive feedback.

Typical Application Circuits

DIFFERENTIAL AMPLIFIER



Figure 5. Differential Amplifier

The circuit shown in Figure 5 performs the difference function. If the resistors ratios are equal $R_4/R_3 = R_2/R_1$, then:

$$V_{OUT} = (V_p - V_n) \times R_2/R_1 + V_{REF}$$

INSTRUMENTATION AMPLIFIER



$$V_{OUT} = (V_1 - V_2)(1 + \frac{R_1}{R_2} + \frac{2R_1}{R_G}) + V_{REF}$$

Figure 6. Instrumentation Amplifier

The LTC358H op-amp is well suited for conditioning sensor signals in battery-powered applications. Figure 6 shows a two op-amp instrumentation amplifier, using the LTC358H op-amp. The circuit works well for applications requiring rejection of common-mode noise at higher gains. The reference voltage (V_{REF}) is supplied by a low-impedance source. In single voltage supply applications, the V_{REF} is typically $V_S/2$.

BUFFERED CHEMICAL SENSORS



All components contained within the pH probe

Figure 7. Buffered pH Probe

The LTC358H op-amp has input bias current in the pA range. This is ideal in buffering high impedance chemical sensors, such as pH probes. As an example, the circuit in Figure 7 eliminates expansive low-leakage cables that that is required to connect a pH probe (general purpose combination pH probes, e.g Corning 476540) to metering ICs such as ADC, AFE and/or MCU. A LTC358H op-amp and a lithium battery are housed in the probe assembly. A conventional low-cost coaxial cable can be used to carry the op-amp's output signal to subsequent ICs for pH reading.

SHUNT-BASED CURRENT SENSING AMPLIFIER

The current sensing amplification shown in Figure 8 has a slew rate of $2\pi fV_{PP}$ for the output of sine wave signal, and has a slew rate of $2fV_{PP}$ for the output of triangular wave signal. In most of motor control systems, the PWM frequency is at 10kHz to 20kHz, and one cycle time is 100µs for a 10kHz of PWM frequency. In current shunt monitoring for a motor phase, the phase current is converted to a phase voltage signal for ADC sampling. This sampling voltage signal must be settled before entering the ADC. As the Figure 8 shown, the total settling time of a current shunt monitor circuit includes: the rising edge delay time (t_{SR}) due to the op-amp's slew rate, and the measurement settling time (t_{SET}). For a 3-shunt solution in motor phase current sensing, if the smaller duty cycle of the PWM is defined at 45% (In fact, the phase with minimum PWM duty cycle, such as 5%, is not detected current directly, and it can be calculated from the other two phase currents), and the t_{SR} is required at 20% of a total time window for a phase current monitoring, in case of a 3.3V motor control system (3.3V MCU with 12-bit ADC), the op-amp's slew rate should be more than:

$$3.3V / (100\mu s \times 45\% \times 20\%) = 0.37\ V/\mu s$$

At the same time, the op-amp's bandwidth should be much greater than the PWM frequency, like 10 time at least.



Figure 8. Current Shunt Monitor Circuit

Package Outlines

DIMENSIONS, SOIC-8L



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.370	1.670	0.054	0.066
A1	0.070	0.170	0.003	0.007
A2	1.300	1.500	0.051	0.059
b	0.306	0.506	0.012	0.020
C	0.203 TYP.		0.008 TYP.	
D	4.700	5.100	0.185	0.201
E	3.820	4.020	0.150	0.158
E1	5.800	6.200	0.228	0.244
e	1.270 TYP.		0.050 TYP.	
L	0.450	0.750	0.018	0.030
θ	0°	8°	0°	8°

RECOMMENDED SOLDERING FOOTPRINT, SOIC-8L



Package Outlines (continued)

DIMENSIONS, MSOP-8L



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.800	1.100	0.031	0.043
A1	0.050	0.150	0.002	0.006
A2	0.750	0.950	0.030	0.037
b	0.290	0.380	0.011	0.015
C	0.150	0.200	0.006	0.008
D	2.900	3.100	0.114	0.122
E	2.900	3.100	0.114	0.122
E1	4.700	5.100	0.185	0.201
e	0.650 TYP.		0.026 TYP.	
L	0.400	0.700	0.016	0.028
θ	0°	8°	0°	8°

RECOMMENDED SOLDERING FOOTPRINT, MSOP-8L



IMPORTANT NOTICE

Linearin is a global fabless semiconductor company specializing in advanced high-performance high-quality analog/mixed-signal IC products and sensor solutions. The company is devoted to the innovation of high performance, analog-intensive sensor front-end products and modular sensor solutions, applied in multi-market of medical & wearable devices, smart home, sensing of IoT, and intelligent industrial & smart factory (industrie 4.0). Linearin's product families include widely-used standard catalog products, solution-based application specific standard products (ASSPs) and sensor modules that help customers achieve faster time-to-market products. Go to http://www.linearin.com for a complete list of Linearin product families.

For additional product information, or full datasheet, please contact with the Linearin's Sales Department or Representatives.