

6.5 V, 2 A, Ultralow Noise, High PSRR, CMOS LDO Regulators

General Description

The LTP7792 is a CMOS low dropout regulator that operates from 2.3 V to 6.5 V and provides up to 2 A of output current. This high output current LDO is ideal for regulation of high performance analog and mixed-signal circuits operating from 6 V down to 1.2 V rails. Using an advanced proprietary architecture, the device provides high power supply rejection and low noise, and achieves excellent line and load transient response with just a small 4.7 μF ceramic output capacitor. Load transient response is typically 1.5 μs for a 1 mA to 1.5 A load step.

The LTP7792 is available in 17 fixed output voltage options. The following voltages are available from stock: 1.3 V, 1.8 V, 2.5 V, 3.0 V, 3.3 V, 4.2 V, and 5.0 V. Additional voltages that are available by special order are: 1.5 V, 1.85 V, 2.0 V, 2.2 V, 2.7 V, 2.75 V, 2.8 V, 2.85 V, 3.8 V, and 4.6 V. An adjustable version is also available that allows output voltages that range from 1.2 V to $V_{\text{IN}} - V_{\text{DO}}$ with an external feedback divider.

Features and Benefits

- Operating Input Voltage Range: 2.3 V to 6.5 V
- Typically Output Current: 2 A
- Low noise: 5 μV_{rms} independent of output voltage at 100 Hz to 100 kHz
- Fast transient response: 1.5 μs for 1 mA to 1.5 A load step
- High Power Supply Ripple Rejection: 60 dB PSRR at 100 kHz
- Low dropout voltage: 135 mV at 2 A load, $V_{\text{OUT}} = 3 \text{ V}$
- Initial accuracy: -0.8% (minimum), $+0.7\%$ (maximum)
- Accuracy over line, load, and temperature: $\pm 1.5\%$
- Quiescent current, $I_{\text{GND}} = 0.7 \text{ mA}$ with no load
- Low shutdown current: 5 μA at $V_{\text{IN}} = 5 \text{ V}$
- Stable with small 4.7 μF ceramic output capacitor
- Adjustable and fixed output voltage options: 1.3 V to 5.0 V
- Adjustable output from 1.2 V to $V_{\text{IN}} - V_{\text{DO}}$
- Precision enable
- Adjustable soft start
- Package: DFN3 \times 3-8L

Applications

- Regulation to noise sensitive applications: ADC and DAC circuits, precision amplifiers, PLLs/VCOs, and clocking ICs
- Communications and infrastructure
- Medical and healthcare
- Industrial and instrumentation

Table of Content

General Description	1
Features and Benefits	1
Applications	1
Table of Content	2
Ordering Information	3
Pin Configurations(TopView)	4
Pin Function	4
Block Diagram	4
Applications Information	5
General	5
Input Bypass Capacitor	5
Output Capacitor	5
Programmable Precision Enable	5
Current Limit Protection	6
Soft Start	6
Thermal Shutdown	6
Power Dissipation and Heat sinking	6
Absolute Maximum Ratings	7
ESD Ratings	7
Recommended Operating Conditions	7
Caution	7
Electrical Characteristics	8
Typical Performance Characteristics	10
Application Circuits	19
Tape and Reel Information	21
Package Dimension	22
Important Notice	23

6.5 V, 2 A, Ultralow Noise, High PSRR, CMOS LDO Regulators


Ordering Information

Part Number ⁽¹⁾	Package Type	Quantity	Marking Code
LTP7792-AXF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE A
LTP7792-13XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 13
LTP7792-15XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 15
LTP7792-18XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 18
LTP7792-185XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 185
LTP7792-20XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 20
LTP7792-22XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 22
LTP7792-25XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 25
LTP7792-27XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 27
LTP7792-275XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 275
LTP7792-28XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 28
LTP7792-285XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 285
LTP7792-30XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 30
LTP7792-33XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 33
LTP7792-38XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 38
LTP7792-42XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 42
LTP7792-46XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 46
LTP7792-50XF8/R10	DFN3×3-8L	Tape and Reel, 5 000	SPE 50

(1) "A" is the adjustable version, with a voltage of 1.3V when xx=13 and 1.85V when xxx=185.

6.5 V, 2 A, Ultralow Noise, High PSRR, CMOS LDO Regulators


Pin Configurations (TopView)



Pin Function

Pin No.	Symbol	Function
1	VOUT	Regulated Output Voltage. Bypass this pin to GND with a 4.7 μ F or greater capacitor.
2	VOUT	Regulated Output Voltage. This pin is internally connected to Pin 1.
3	SENSE	Sense Input. Connect this pin as close as possible to the load for best load regulation. Use an external resistor divider to set the output voltage higher than the fixed output voltage.
4	SS	Soft Start. A 1 nF external capacitor connected to SS results in a 1.0 ms start-up time.
5	EN	Regulator Enable. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup, connect EN to VIN (Pin 7 or Pin 8).
6	GND	Ground.
7	VIN	Regulator Input Supply. Bypass this pin to GND with a 4.7 μ F or greater capacitor.
8	VIN	Regulator Input Supply. This pin is internally connected to Pin 7.
9	EP	Exposed Pad. The exposed pad is on the bottom of the package. The exposed pad enhances thermal performance and is electrically connected to GND inside the package. Connect the exposed pad to the ground plane on the board to ensure proper operation.

Block Diagram



Applications Information

General

The LTP7792 is a low quiescent current, low dropout linear regulator that operates from 2.3 V to 6.5 V and provides up to 2 A of load current. Drawing a low 3.5 mA of quiescent current (typical) at full load makes the LTP7792 ideal for portable equipment.

Input Bypass Capacitor

Connecting a 4.7 μF capacitor from VIN to GND reduces the circuit sensitivity to PCB layout, especially when long input traces or a high source impedance is encountered. If greater than 4.7 μF of output capacitance is required, increase the input capacitor to match it.

Output Capacitor

The LTP7792 is designed for operation with small, space-saving ceramic capacitors but functions with most commonly used capacitors as long as care is taken with regard to the ESR value. The ESR of the output capacitor affects the stability of the LDO control loop. A minimum of 4.7 μF capacitance with an ESR of 0.05 Ω or less is recommended to ensure the stability of the LTP7792. Transient response to changes in load current is also affected by output capacitance. Using a larger value of output capacitance improves the transient response of the LTP7792 to large changes in load current.

Programmable Precision Enable

The LTP7792 has an EN pin to turn on or turn off the regulator. When the EN pin is in logic high, the regulator will be turned on. The shutdown current is almost 0.1 μA typical. The EN pin may be directly tied to VIN to keep the part on. The Enable input is CMOS logic and cannot be left floating.

The upper and lower thresholds are user programmable and can be set higher than the nominal 1.2 V threshold by using two resistors. The resistance values, R_{EN1} and R_{EN2} , can be determined from


$$R_{\text{EN1}} = R_{\text{EN2}} * (V_{\text{IN}} - 1.2 \text{ V}) / 1.2 \text{ V}$$

where:

R_{EN2} is nominally 10 k Ω to 100 k Ω .

V_{IN} is the desired turn-on voltage.

The hysteresis voltage increases by the factor $(R_{\text{EN1}} + R_{\text{EN2}}) / R_{\text{EN1}}$



Applications Information

Current Limit Protection

When output current at the OUT pin is higher than current limit threshold, the current limit protection will be triggered and clamp the output current to approximately 3.3 A to prevent over-current and to protect the regulator from damage due to overheating.

Soft Start

The LTP7792 incorporates a Soft-Start function that reduces the start-up current surge into the output capacitor (C_{OUT}) by allowing V_{OUT} to rise slowly to the final value.

Thermal Shutdown

When the die temperature exceeds the Thermal Shutdown point ($T_{SD} = 150^{\circ}\text{C}$ typically) the device goes to disabled state and the output voltage is not delivered until the die temperature decreases to 135°C . The Thermal Shutdown feature provides a protection from a catastrophic device failure at accidental overheating. This protection is not intended to be used as a substitute for proper heat sinking.

Power Dissipation and Heat sinking

The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material and the ambient temperature affect the rate of junction temperature rise for the part. The maximum power dissipation the LTP7792 device can handle is given by:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance. For recommended operating condition specifications the maximum junction temperature is 150°C and T_A is the ambient temperature. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} .

6.5 V, 2 A, Ultralow Noise, High PSRR, CMOS LDO Regulators

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Input Voltage	V_{IN}	-0.3 to 7	V
Output Voltage	V_{OUT}	-0.3 to V_{IN}	V
Enable Voltage	V_{EN}	-0.3 to 7	V
Soft-start Voltage	V_{SS}	-0.3 to V_{IN}	V
Sense Voltage	V_{SENSE}	-0.3 to 7	V
Operating Junction Temperature	T_J	-40 to +125	°C
Storage Temperature	T_{STG}	-65 to +150	°C
Thermal Resistance, Junction-to-Air	$R_{\theta JA}$	36.4	°C /W

NOTE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD Ratings

Parameter	Level	Unit
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	$\pm 6\ 000$	V
Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002	$\pm 2\ 000$	

Recommended Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit
Input Voltage	V_{IN}	2.3		6.5	V
Output Current	I_{OUT}		2		A
Effective Input Ceramic Capacitor Value	C_{IN}	3.3	4.7		μF
Effective Output Ceramic Capacitor Value	C_{OUT}		4.7		μF

Caution

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. LINEARIN recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

LINEARIN reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. Please contact LINEARIN sales office to get the latest datasheet.

6.5 V, 2 A, Ultralow Noise, High PSRR, CMOS LDO Regulators

Electrical Characteristics

(V_{IN} = V_{OUT-NOM} + 0.5 V or 2.3 V, EN = V_{IN}, I_{OUT} = 10 mA, T_a = 25 °C, C_{IN} = C_{OUT} = 4.7 μF, unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Operation Range	V _{IN}		2.3		6.5	V
Fixed Output Voltage Accuracy	V _{OUT}	I _{LOAD} = 10 mA, T _J = 25°C	-0.8		0.7	%
		I _{LOAD} = 100 μA to 2A, V _{IN} = (V _{OUT} + 0.5 V) to 6.5 V	-1.5		1.5	
Adjustable Output Voltage Accuracy	V _{SENSE}	I _{LOAD} = 10 mA	1.194	1.2	1.212	V
		I _{LOAD} = 100 μA to 2A, V _{IN} = (V _{OUT} + 0.5 V) to 6.5 V	1.182		1.218	
Line Regulation	ΔV _{O(ΔVI)}	V _{IN} = V _{OUT-NOM} + 0.5 V to 6.5 V	-0.1		0.1	%/V
Load Regulation	ΔV _{O(ΔIO)}	I _{OUT} = 100 μA to 2 A		0.1	0.3	%/A
Load Current	I _{LOAD}				2	A
Ground Current	I _{GND}	I _{OUT} = 0 μA		0.7	2	mA
		I _{OUT} = 2 A		3.5	5	
Shutdown Current	I _{SHDN}	V _{EN} = 0 V, I _{OUT} = 0 mA, V _{IN} = 5 V		5	10	μA
Output Current Limit	I _{OLIM}	I _{LOAD} Sweep from 2A to 3.9A at Step=20mA, V _{IN} =2.3V, V _{EN} =2.3V, when V _{OUT} = 0.9*V _{NOM} (V _{NOM} =1.2) Measure I _{LOAD}	2.4	3.2	3.9	A
Soft Start Current	I _{SS}	V _{IN} = 5 V	0.5	1	1.5	μA
Dropout Voltage	V _{DO}	I _{OUT} = 500 mA, V _{OUT} = 3 V		35	70	mV
		I _{OUT} = 1 A, V _{OUT} = 3 V		70	135	
Power Supply Rejection Ratio	PSRR	I _{OUT} = 2 A, V _{OUT} = 3 V		135	270	dB
		100 kHz, V _{IN} = 4.0 V, V _{OUT} = 3 V, I _{LOAD} = 1.5A		60		
		100 kHz, V _{IN} = 3.5 V, V _{OUT} = 3 V, I _{LOAD} = 1.5A,		53		
		100 kHz, V _{IN} = 3.3 V, V _{OUT} = 3 V, I _{LOAD} = 1.5A		42		
		1 MHz, V _{IN} = 4.0 V, V _{OUT} = 3 V, I _{LOAD} = 1.5A		31		
		1 MHz, V _{IN} = 3.5 V, V _{OUT} = 3 V, I _{LOAD} = 1.5A,		30		
Output Voltage Noise	V _N	1 MHz, V _{IN} = 3.3 V, V _{OUT} = 3 V, I _{LOAD} = 1.5A		20		μV _{RMS}
		10 Hz to 100 kHz, all fixed output voltages		6		
		100 Hz to 100 kHz, all fixed output voltages		5		
		100 Hz, all fixed output voltages		110		
Start-up time	t _{START}	1 kHz, all fixed output voltages		40		nV/√Hz
		10 kHz, all fixed output voltages		20		
		100 kHz, all fixed output voltages		12		
		V _{OUT} = 5 V, C _{SS} = 0 nF		380		
		V _{OUT} = 5 V, C _{SS} = 1 nF		1		mS

6.5 V, 2 A, Ultralow Noise, High PSRR, CMOS LDO Regulators

Electrical Characteristics

(V_{IN} = V_{OUT-NOM} + 0.5 V or 2.3 V, EN = V_{IN}, I_{OUT} = 10 mA, T_a = 25 °C, C_{IN} = C_{OUT} = 4.7 μF, unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Rising	UVLO _{RISE}				2.28	V
Input Voltage Falling	UVLO _{FALL}	V _{IN} = 2.3 V to 6.5 V	1.94			V
Internal UVLO Hysteresis	UVLO _{HYS}			200		mV
Transient Load Response	t _{TR_REC}	Time for output voltage to settle within ±V _{SETTLE} from V _{DEV} for a 1 mA to 1.5 A load step, load step rise time = 400 ns	1.5			μs
	V _{DEV}	Output voltage deviation due to 1 mA to 1.5 A load step	35			mV
	V _{SETTLE}	Output voltage deviation after transient load response time (t _{TR_REC}) 0.1 has passed, V _{OUT} = 5 V, C _{OUT} = 4.7 μF				%
EN Input Logic High	V _{EN-HIGH}		1.27			V
EN Input Logic Low	V _{EN-LOW}	V _{IN} = 2.3 V to 6.5 V			0.4	V
EN Input Logic Hysteresis	V _{EN-HY}			90		mV
EN Input Logic High	V _{EN-HIGH}		1.11	1.2	1.27	V
EN Input Logic Low	V _{EN-LOW}	V _{IN} = 2.3 V to 6.5 V,	1.01	1.1	1.16	V
EN Input Logic Hysteresis	V _{EN-HY}	EN = V _{IN} or GND, From EN rising from 0 V to V _{IN} to		100		mV
EN Input Leakage Current	I _{EN-LK}	0.1 V × V _{OUT}		0.1		μA
EN Input Delay Time	T _{EN-DLY}			100		μs
V _{OUT} Pull-down Resistance	V _{OUT-PULL}	EN = 0 V, V _{OUT} = 1 V		4		kΩ
Thermal Shutdown Temperature	T _{SD}	Temperature rising from T _J = +25°C		150		°C
Thermal Shutdown Hysteresis	T _{SDH}	Temperature falling from T _{SD}		15		°C

Typical Performance Characteristics

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.




Figure 1. Output voltage vs Junction Temperature




Figure 2. Output voltage vs Load current




Figure 3. Output voltage vs Input voltage




Figure 4. Ground current vs Junction temperature




Figure 5. Ground current vs Load current




Figure 6. Ground current vs Input voltage

Typical Performance Characteristics

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.




Figure 7. Dropout voltage vs Load current (1.2 V Adjustable version & Vout = 5 V)




Figure 8. Output voltage vs Input voltage in dropout (1.2 V Adjustable version & Vout = 5 V)




Figure 9. Ground current vs Input voltage in dropout (1.2 V Adjustable version & Vout = 5 V)




Figure 10. Output voltage vs Junction temperature (Vout = 3 V)




Figure 11. Output voltage vs Load current (Vout = 3 V)




Figure 12. Output voltage vs Input voltage (Vout = 3 V)

Typical Performance Characteristics

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.




Figure 13. Ground current vs Junction temperature (Vout = 3 V)




Figure 14. Ground current vs Load current (Vout = 3 V)




Figure 15. Ground current vs Input voltage (Vout = 3 V)




Figure 16. Dropout voltage vs Load current (Vout = 3 V)




Figure 17. Output voltage vs Input voltage in dropout (Vout = 3 V)




Figure 18. Ground current vs Input voltage in dropout (Vout = 3 V)

Typical Performance Characteristics

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.




Figure 19. Output voltage vs Junction temperature Adjustable version (Vout = 1.2 V)




Figure 20. Output voltage vs Load current Adjustable version (Vout = 1.2 V)




Figure 21. Output voltage vs Input voltage Adjustable version (Vout = 1.2 V)




Figure 22. Ground current vs Junction temperature Adjustable version (Vout = 1.2 V)




Figure 23. Ground current vs Load current Adjustable version (Vout = 1.2 V)




Figure 24. Ground current vs Input voltage Adjustable version (Vout = 1.2 V)

Typical Performance Characteristics

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.




Figure 25. Soft start current vs Temperature, Input voltage (1.2 V Adjustable version & Vout = 5 V)




Figure 26. Power supply rejection ratio vs Frequency (Vout = 3 V, 2A load current, Various headroom voltages)




Figure 27. Power supply rejection ratio vs Headroom (Vout = 3 V, 2A load current, Different Frequencies)




Figure 28. Power supply rejection ratio vs Frequency (Vout = 3 V, 800mV headroom)




Figure 29. Power supply rejection ratio vs Frequency (Vout = 3 V, 500mV headroom)




Figure 30. Power supply rejection ratio vs Frequency (1.2 V Adjustable version & Vout = 5 V, 2A load current, Various headroom voltages)

Typical Performance Characteristics

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.




Figure 31. Power supply rejection ratio vs Headroom (1.2 V Adjustable version & Vout = 5 V, 2A load current, Different Frequencies)




Figure 32. Power supply rejection ratio vs Frequency (1.2 V Adjustable version & Vout = 5 V, 800mV headroom)




Figure 33. Power supply rejection ratio vs Frequency (1.2 V Adjustable version & Vout = 5 V, 500mV headroom)




Figure 34. Power supply rejection ratio vs Frequency (1.2 V Adjustable version & Vout = 5 V, 400mV headroom)




Figure 35. RMS Output Noise vs Load Current (Adjustable version Vout = 1.2 V)




Figure 36. RMS Output Noise vs Load Current (Vout = 3 V)

6.5 V, 2 A, Ultralow Noise, High PSRR, CMOS LDO Regulators

Typical Performance Characteristics

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.




Figure 37. RMS Output Noise vs Load Current (1.2 V Adjustable version & $V_{out} = 5 V$)




Figure 38. RMS Output Noise vs Output voltage (Load current = 100 mA)




Figure 39. Output noise spectral density vs Frequency (Adjustable version $V_{out} = 1.2 V$)




Figure 40. Output noise spectral density vs Frequency ($V_{out} = 3 V$)




Figure 41. Output noise spectral density vs Frequency (1.2 V Adjustable version & $V_{out} = 5 V$)




Figure 42. Output noise spectral density vs Frequency (Different output voltages, $I_{LOAD} = 100 mA$)

6.5 V, 2 A, Ultralow Noise, High PSRR, CMOS LDO Regulators

Typical Performance Characteristics

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.




Figure 43. Load Transient Response, $I_{LOAD} = 10 \text{ mA}$ to 1 A , 1.2 V Adjustable version & $V_{out} = 5 \text{ V}$, $V_{IN} = 5.5 \text{ V}$, $CH1 = V_{OUT}$, $CH2 = I_{LOAD}$




Figure 44. Load Transient Response, $I_{LOAD} = 100 \text{ mA}$ to 1.6 A , 1.2 V Adjustable version & $V_{out} = 5 \text{ V}$, $V_{IN} = 5.5 \text{ V}$, $CH1 = V_{OUT}$, $CH2 = I_{LOAD}$




Figure 45. Load Transient Response, $I_{LOAD} = 10 \text{ mA}$ to 1 A , Adjustable Version, $V_{OUT} = 1.2 \text{ V}$, $V_{IN} = 2.5 \text{ V}$, $CH1 = V_{OUT}$, $CH2 = I_{LOAD}$




Figure 46. Load Transient Response, $I_{LOAD} = 100 \text{ mA}$ to 1.6 A , Adjustable Version, $V_{OUT} = 1.2 \text{ V}$, $V_{IN} = 2.5 \text{ V}$, $CH1 = V_{OUT}$, $CH2 = I_{LOAD}$




Figure 47. Line Transient Response, 6 V to 6.5 V , $I_{LOAD} = 500 \text{ mA}$, 1.2 V Adjustable version & $V_{out} = 5 \text{ V}$, $CH1 = V_{IN}$, $CH2 = V_{OUT}$




Figure 48. Line Transient Response, 6 V to 6.5 V , $I_{LOAD} = 2 \text{ A}$, 1.2 V Adjustable version & $V_{out} = 5 \text{ V}$, $CH1 = V_{IN}$, $CH2 = V_{OUT}$

Typical Performance Characteristics

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.




Figure 49. Line Transient Response, 2.5 V to 3 V, $I_{LOAD} = 500\text{ mA}$, Adjustable Version, $V_{OUT} = 1.2\text{ V}$, $CH1 = V_{IN}$, $CH2 = V_{OUT}$




Figure 50. Line Transient Response, 2.5 V to 3 V, $I_{LOAD} = 2\text{ A}$, Adjustable Version, $V_{OUT} = 1.2\text{ V}$, $CH1 = V_{IN}$, $CH2 = V_{OUT}$




Figure 51. Typical start-up behavior






Figure 52. Typical soft start behavior, Different Ccss values

Application Circuits




Application Circuits




Tape and Reel Information

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin 1 Quadrant
LTP7792-xxXF8	DFN3x3	8	5 000	330	12.5	3.3	3.3	1.1	8.0	12.0	Q1

6.5 V, 2 A, Ultralow Noise, High PSRR, CMOS LDO Regulators

Package Dimension

DFN3×3-8L



Unit: mm

Symbol	Dimensions In Millimeters	
	Min	Max
A	0.700	0.800
A1	0.000	0.050
A2	0.203REF	
b	0.180	0.300
D	2.900	3.100
D1	2.200	2.400
E	2.900	3.100
E1	1.400	1.600
e	0.650BSC	
L	0.375	0.575
k	0.200	

6.5 V, 2 A, Ultralow Noise, High PSRR, CMOS LDO Regulators

Important Notice

Linearin is a global fabless semiconductor company specializing in advanced high-performance high-quality analog/mixed-signal IC products and sensor solutions. The company is devoted to the innovation of high performance, analog-intensive sensor front-end products and modular sensor solutions, applied in multi-market of medical & wearable devices, smart home, sensing of IoT, and intelligent industrial & smart factory (industrie 4.0). Linearin's product families include widely-used standard catalog products, solution-based application specific standard products (ASSPs) and sensor modules that help customers achieve faster time-to-market products. Go to <http://www.linearin.com> for a complete list of Linearin product families.

For additional product information, or full datasheet, please contact with the Linearin's Sales Department or Representatives.